

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO Box 1450 Alcassedan, Virginia 22313-1450 www.emplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/556,450	11/10/2005	Chee Yu Ng	853463.435USPC	3813
38106 7590 12/18/2009 SEED INTELLECTUAL PROPERTY LAW GROUP PLLC 701 FIFTH AVENUE, SUITE 5400			EXAMINER	
			STIGLIC, RYAN M	
SEATTLE, WA 98104-7092			ART UNIT	PAPER NUMBER
			2111	
			MAIL DATE	DELIVERY MODE
			12/18/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Application No. Applicant(s) 10/556,450 NG ET AL. Office Action Summary Examiner Art Unit RYAN M. STIGLIC 2111 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 08 September 2009. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-3 and 5-23 is/are pending in the application. 4a) Of the above claim(s) _____ is/are withdrawn from consideration. 5) Claim(s) _____ is/are allowed. 6) Claim(s) 1-3 and 5-23 is/are rejected. 7) Claim(s) _____ is/are objected to. 8) Claim(s) _____ are subject to restriction and/or election requirement. Application Papers 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on 10 November 2005 is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. Attachment(s)

1) Notice of References Cited (PTO-892)

Paper No(s)/Mail Date

Notice of Draftsperson's Patent Drawing Review (PTO-948)

information Disclosure Statement(s) (PTO/SB/08)

Interview Summary (PTO-413)
 Paper No(s)/Mail Date.

6) Other:

5) Notice of Informal Patent - polication

Application/Control Number: 10/556,450 Page 2

Art Unit: 2111

DETAILED ACTION

Claims 1-3 and 5-23 are pending and have been examined.

Claims 1-3 and 5-23 are rejected.

Response to Arguments

- Applicant's arguments filed September 8, 2009 have been fully considered but they are not persuasive.
 - a. Regarding applicant's argument that "Wang does not have memory mapped payload" the Examiner respectfully disagrees. As previously noted in the Non-Final Office Action dated June 8, 2009, paragraph [0141] discloses the Host controller "may also use a segment of the microprocessor 102 memory to control the functions of the host controller system 100." The disclosed "segment of the microprocessor 102 memory" is a clear suggestion to those of ordinary skill in the art to memory map (e.g. use a portion/segment of system memory space) functions of the host controller system 100. Insofar as the functions of the host controller system 100 include the transfer of data to/from the separated internal memory (e.g. control memory 106 and data memory 116 of Fig. 5 [also shown in the memory map of Fig. 6]), Wang suggests memory mapping the transfer descriptor memory (Fig. 5, 106) and payload memory (Fig. 5, 116) into the memory space of the microprocessor 24.
 - b. Regarding applicant's argument that "Hamdi does not have mapped memory", the Examiner notes that Wang was relied on to teach this feature [see above]. Therefore, applicant's arguments are moot.

Art Unit: 2111

c. Regarding applicant's argument that "Hamdi and Wang ought not be combined", the Examiner respectfully disagrees. Wang does not expressly teach that such configuration is incompatible (applicant's arguments page 11, "Rationale (G)...ought not to be combined"), instead Wang teaches a system and method which may enable a USB host controller that normally requires bus mastering capabilities to be implemented in an embedded environment where such capabilities are prohibited. Additionally, applicant's "collision argument" (applicant's arguments spanning pages 11 and 12) is not persuasive because (a) Wang suggests dual porting the memory (see at least paragraphs [0054, 0056, 0063]) and (b) the Memory Access & uP Interface 104 (Fig. 5) would necessarily provide contention/collision prevention insofar as two interfaces are provided to the memory (collectively 106, 110, 132, 116).

Page 3

d. Applicant's arguments regarding independent claims 10 and 23 are substantially similar to those presented against claim 1. Insofar as there has been no successful traverse of independent claim 1, applicant's arguments for claims 10 and 23 are also not persuasive.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all
obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2111

 Claims 1-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent Application Publication No. 2002/0116565 (hereinafter Wang) in view of US Patent No. 6.912.651 (hereinafter Hamdi).

References made below to paragraphs [xxxx] are intended to refer to relevant portions of Wang.

References made below to column and line numbers [col. x, line y] are intended to refer to relevant portions of Hamdi. References to Figures [Fig. X, item y] are intended to refer to relevant figures of Wang unless otherwise noted.

As previously discussed in the Final Office Action dated January 18, 2008, Wang discloses: a host controller (Fig. 1A, 100), for use in a bus communication device comprising a host microprocessor and a system memory, the host controller comprising: a first interface (Fig. 1A, the left side of host controller 100) for connection to a memory bus (Fig. 1A, 31) which connects the host microprocessor (Fig. 1A, 24) and the system memory (Fig. 1A, 32), such that the host controller is adapted to act only as a slave on the memory bus ([0138-0140] describe how the host controller is not required to act as a bus master); an internal memory (Fig. 1A, 30), for storing a plurality of transfer-based transfer descriptors received through the first interface ([0041]); and a second interface (Fig. 1A, 28 the right side of host controller), for connection to an external bus (Fig. 1A, the lines connecting to USB devices 26), wherein the host controller is adapted to: execute stored transfer-based transfer descriptors ([0041-0042]); update the content of the stored transfer-based transfer descriptors on execution ([0051] "...and updates, in state 76, a record in the transaction descriptor..."); and copy the updated stored transfer-based transfer

Art Unit: 2111

descriptors to the system memory ([0138-0140] describes the processes of where the host controller transfers data to the system memory under the control of the microprocessor). While the host controller provides a connection to system memory and a microprocessor, Wang does not expressly disclose providing a direct connection to both system memory and the microprocessor.

Hamdi teaches (Fig. 6) a computer system having USB Host Controller 608 that is directly connected to a system/memory bus 604 which directly interfaces system memory 606 and processor 602 (col. 11, ll. 42-64). By directly interconnecting the USB Host Controller, system memory and processor via a common bus, the USB Host Controller access the system memory directly and is not burdened with additional latency associated with having to access the system memory through a processor.

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to directly connect the USB Host Controller of Wang to the system memory and microprocessor as suggested by Hamdi such that memory access latency is reduced because the USB Host Controller does not need to access the system memory through the microprocessor.

For claim 1 Wang in view of Hamdi teach:

A host controller (Fig. 1A, 100), for use in a bus communication device comprising a host microprocessor and a system memory, the host controller comprising:

- a first interface (Fig. 1A, the left side of host controller 100) for direct connection (Hamdi teaches, Fig. 6, providing a direct connection between the host controller, microprocessor and system memory [col. 11, II. 42-64].) to a memory bus (Fig. 1A, 31) which connects the host microprocessor (Fig. 1A, 24) and the system memory (Fig. 1A, 32), such that the host controller is adapted to act only as a slave on the memory bus ([0138-0140] describe how the host controller is not required to act as a bus master);
 - an internal memory (Fig. 1A, 30; Fig. 5, at least 106 and 116) configured into at least two distinct sections (Fig. 5, 106/116) to store a plurality of transfer-based transfer descriptors including a first section configured to store a plurality of transfer-based transfer descriptor headers, and a second section configured to store a plurality of transfer-based descriptor payloads, the respective transfer-based transfer descriptors (Fig. 5, 106/116; [0060,0 063, 0070]) received through the first interface ([0041]), said internal memory having a plurality of transfer-based transfer descriptor header and transfer-based transfer descriptor payload locations mapped in the host microprocessor (As previously noted in the Non-Final Office Action dated June 8, 2009, paragraph [0141] discloses the Host controller "may also use a segment of the microprocessor 102 memory to control the functions of the host controller system 100." The disclosed "segment of the microprocessor 102 memory" is a clear suggestion to those of ordinary skill in the art to memory map (e.g. use a portion/segment of system memory space) functions of the host controller system 100. Insofar as the functions of the host controller system 100 include the transfer of data to/from the separated internal memory (e.g. control memory 106 and data memory 116 of Fig. 5 [also shown in the memory map of Fig. 6]), Wang suggests

memory mapping the transfer descriptor memory (Fig. 5, 106) and payload memory (Fig. 5, 116) into the memory space of the microprocessor 24.); and

- a second interface (Fig. 1A, 28 the right side of host controller), for connection to an
 external bus (Fig. 1A, the lines connecting to USB devices 26),
- · wherein the host controller is adapted to:
 - execute stored transfer-based transfer descriptors ([0041-0042]);
 - update the content of the stored transfer-based transfer descriptors on execution
 ([0051] "...and updates, in state 76, a record in the transaction descriptor..."); and
 - copy the updated stored transfer-based transfer descriptors to the system memory
 ([0138-0140] describes the processes of where the host controller transfers data to the system memory under the control of the microprocessor.).

For claim 2 Wang in view of Hamdi teach:

A host controller as claimed in claim 1, wherein the internal memory is a dual-port RAM ([0054]).

For claim 3 Wang in view of Hamdi teach:

A host controller as claimed in claim 1, wherein the internal memory is a single-port RAM, and the host controller further comprises an arbiter to allow data to be written to and read from the RAM essentially simultaneously ([0056] "The batch memory 30 is preferably organized as to be able to receive USB transactions from the host microprocessor 24 for one batch while the host controller system 100 is acting on another batch.").

For claim 5 Wang in view of Hamdi teach:

A host controller as claimed in claim 4, wherein the first part of the internal memory is subdivided into two sub-parts, and is adapted to store transfer descriptor headers relating to periodic transfers in a first sub-part ([0062,0065] "isochronous transaction"), and to store transfer descriptor headers relating to asynchronous transfers in a second sub-part ([0065] "bulk transaction"]).

For claim 6 Wang in view of Hamdi teach:

A host controller as claimed in claim 5, wherein the host controller is adapted to scan the first sub-part of the internal memory once in each micro-frame ([0065] "For example, five transactions can be scheduled for a total of 1,280 bytes in one ms: one isochronous of 1023 and four bulk or interrupt transactions of 64 bytes each." The host controller therefore scanned the control memory [CM] once in the micro-frame thus meeting the claim limitation.), and is adapted to scan the second sub-part continuously throughout each micro-frame ([0065] "For example, five transactions can be scheduled for a total of 1,280 bytes in one ms: one isochronous of 1023 and four bulk or interrupt transactions of 64 bytes each." The host controller therefore scanned the control memory [CM] throughout the micro-frame thus meeting the claim limitation.).

For claims 7 and 11 Wang in view of Hamdi teach:

A host controller as claimed in claim 1, wherein the host controller is a USB host controller and

the second interface is a USB bus interface (Fig. 1A, [0003, 0016]).

For claims 8 and 12 Wang in view of Hamdi teach:

A host controller as claimed in claim 1, wherein the internal memory is adapted to store multiple

micro-frames of transfer descriptors ([0056] "The batch memory 30 is preferably organized so as

to be able to receive USB transactions from the host microprocessor 24 for one batch while the

host controller system 100 is acting on another batch."), and to execute the stored transfer

descriptors without intervention from the host microprocessor ([0042] describes how the host

controller executes the stored transfer descriptors without the microprocessor.).

For claim 9 Wang in view of Hamdi teach:

A host controller as claimed in claim 8, wherein each of the multiple micro-frames of transfer

descriptors may store payload data relating to one or more of isochronous, interrupt and bulk

data transfers ([0063, 0070] describe a data memory 116 [Fig. 5] holds data for USB transactions

of type isochronous, bulk or interrupt [0062,0065].).

For claim 10 Wang in view of Hamdi teach:

A bus communication device, comprising:

a host microprocessor (Fig. 1A, 24);

a system memory (Fig. 1A, 32);

 a memory bus, which connects the host microprocessor and the system memory (Fig. 1A line connecting 24 and 32; and

- a host controller (Fig. 1A, 100), wherein the host microprocessor is adapted to form
 transfer-based transfer descriptors, and write the transfer-based transfer descriptors to the
 system memory and to the host controller, and wherein the host controller comprises:
 - o a first interface (Fig. 1A, the left side of host controller 100) for direct connection (Hamdi teaches, Fig. 6, providing a direct connection between the host controller, microprocessor and system memory [col. 11, II. 42-64].) to a memory bus (Fig. 1A, 31) which connects the host microprocessor (Fig. 1A, 24) and the system memory (Fig. 1A, 32), such that the host controller is adapted to act only as a slave on the memory bus ([0138-0140] describe how the host controller is not required to act as a bus master);
 - o an internal memory (Fig. 1A, 30), for storing a plurality of transfer-based transfer descriptors, the transfer descriptors including header and payload, received through the first interface ([0041]), said internal memory having a plurality of header and payload transfer descriptor locations mapped in the host microprocessor (As previously noted in the Non-Final Office Action dated June 8, 2009, paragraph [0141] discloses the Host controller "may also use a segment of the microprocessor 102 memory to control the functions of the host controller system 100." The disclosed "segment of the microprocessor 102 memory" is a clear suggestion to those of ordinary skill in the art to memory map (e.g. use a portion/segment of system memory space) functions of the host controller system

- 100. Insofar as the functions of the host controller system 100 include the transfer of data to/from the separated internal memory (e.g. control memory 106 and data memory 116 of Fig. 5 [also shown in the memory map of Fig. 6]), Wang suggests memory mapping the transfer descriptor memory (Fig. 5, 106) and payload memory (Fig. 5, 116) into the memory space of the microprocessor 24.); and
- a second interface (Fig. 1A, 28 the right side of host controller), for connection to an external bus (Fig. 1A, the lines connecting to USB devices 26),
- o wherein the host controller is adapted to:
 - execute stored transfer-based transfer descriptors ([0041-0042]);
 - update the content of the stored transfer-based transfer descriptors on execution ([0051] "...and updates, in state 76, a record in the transaction descriptor..."); and
 - copy the updated stored transfer-based transfer descriptors to the system memory ([0138-0140] describes the processes of where the host controller transfers data to the system memory under the control of the microprocessor).

For claims 13 and 18 Wang in view of Hamdi teach:

(new) A host controller as claimed in claim 1, wherein the first interface comprises:

a memory mapped input/output (Fig. 5, 116; The data from the input/output data from the transfer descriptors is memory mapped to memory at addresses 800h to FFFh.); a memory management unit (Fig. 5, 104 manages access to memory 106/110/116.); and a slave direct

Art Unit: 2111

memory access (DMA) controller (Fig. 5, 104 provides direct memory access to memory

106/110/116.).

For claim 14 Wang in view of Hamdi teach:

A host controller as claimed in claim 1, wherein the first interface comprises registers (Wang

discloses a plurality of registers in paragraphs 0071-0099.).

For claims 17 and 20 Wang in view of Hamdi teach:

A host controller as claimed in claim 1, further comprising an external connection to the first

interface, wherein the external connection is configured to carry control and interrupt signals

(Fig. 1A shows an external bus configured to carry control signals and an interrupt signal from

the host controller to the host microprocessor.).

For claims 15, 16 and 19 Wang in view of Hamdi teach:

A bus communication device as claimed in claim 18, wherein the host controller further

comprises:

a logic unit, wherein the logic unit comprises the second interface (Fig. 5, 120/130); and

an internal bus coupled between the registers and the logic unit, wherein the internal bus is

configured to carry control signals from the registers to the logic unit (Any of the internal buses

of the host controller are configured to carry control and data signals from the registers to the

logic unit because the registers store command bits (e.g. resets) or status (e.g. a transfer is

Art Unit: 2111

complete).).

For claim 21 Wang in view of Hamdi teach:

The host controller as claimed in claim 1 wherein the host controller is further configured to respond to memory transactions scheduled by the host microprocessor (As noted above, the host controller system and thus the internal memory of the host controller are memory-mapped to a segment of microprocessor's memory (e.g. system memory) such that portions of the Host Controller (e.g. internal memory) are accessed when the host microprocessor addressed the mapped addresses of the system memory (As per paragraphs 0138, 0140 and 0141 of Wang). Thus the host controller is configured to respond to memory transactions scheduled by the host microprocessor.).

For claim 22 Wang in view of Hamdi teach:

The bus communication device as claimed in claim 10, wherein the plurality of locations of the internal memory mapped to the system memory are configured for access by the host microprocessor when the host microprocessor addresses the mapped addresses of the system memory (Figure 6 of Wang shows the internal memory of the USB Host Controller mapped into data memory, control registers, etc. The memory supports address in the range of 000h to FFFh. This 12 bit address directly correlates to the 12 bit address bus of the μ P interface 104. As such, the internal memory of the Host Controller is shown to be mapped the μ P since the μ P is able to directly access portions of the internal memory through the use of the μ P interface and the 12-bit address. In addition to the internal memory of the Host Controller being mapped for

microprocessor access, the host controller system and thus the internal memory of the host controller are memory-mapped to a segment of microprocessor's memory (e.g. system memory) such that portions of the Host Controller (e.g. internal memory) are accessed when the host microprocessor addressed the mapped addresses of the system memory (As per paragraphs 0138, 0140 and 0141 of Wang).).

For claim 23 Wang in view of Hamdi teach:

A method of executing bus transactions with a host controller comprising:

- configuring the host controller as a slave ([0138-0140] describe how the host controller is not required to act as a bus master and thus acts only as a slave) on a memory bus (Fig. 1A, 31), the memory bus directly connected (Hamdi teaches, Fig. 6, providing a direct connection between the host controller, microprocessor and system memory [col. 11, ll. 42-64].) to the host controller (Fig. 1A, 100), a host microprocessor (Fig. 1A, 24), and a system memory (Fig. 1A, 32);
- configuring header and payload transfer-based transfer descriptor address space of an internal memory (Fig. 1A, 30; Fig. 5, 106/116) to be mappable in the host microprocessor, said address space accessible via the memory bus (As previously noted in the Non-Final Office Action dated June 8, 2009, paragraph [0141] discloses the Host controller "may also use a segment of the microprocessor 102 memory to control the functions of the host controller system 100." The disclosed "segment of the microprocessor 102 memory" is a clear suggestion to those of ordinary skill in the art to

memory map (e.g. use a portion/segment of system memory space) functions of the host controller system 100. Insofar as the functions of the host controller system 100 include the transfer of data to/from the separated internal memory (e.g. control memory 106 and data memory 116 of Fig. 5 [also shown in the memory map of Fig. 6]). Wang suggests memory mapping the transfer descriptor memory (Fig. 5, 106) and payload memory (Fig. 5, 116) into the memory space of the microprocessor 24.);

- · configuring the internal memory to store a plurality of transfer-based transfer descriptors received via the memory bus (See at least paragraph [0041].);
- · reading transfer-based transfer descriptors from the internal memory (See at least paragraphs [0041-0042].);
- executing the transfer-based transfer descriptors (See at least paragraphs [0041-0042].); and
- updating the content of the transfer-based transfer descriptors on execution ([0051]) "... and updates, in state 76, a record in the transaction descriptor...").

Conclusion

6. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the mailing

date of this final action.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to RYAN M. STIGLIC whose telephone number is (571)272-3641.

The examiner can normally be reached on Monday - Friday (7:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mark Rinehart can be reached on 571.272.3632. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Ryan M Stiglic/

Primary Examiner, Art Unit 2111